Browse Prior Art Database

Two CPU Structure for Small Hard Disk Drive

IP.com Disclosure Number: IPCOM000112557D
Original Publication Date: 1994-May-01
Included in the Prior Art Database: 2005-Mar-27
Document File: 2 page(s) / 27K

Publishing Venue

IBM

Related People

Fukushima, Y: AUTHOR [+3]

Abstract

Disclosed is a structure comprising two CPU's, i.e., master and slave CPUs, for small Hard Disk Drive to utilize resources connected to CPU BUS by each CPU with no hardware changes. The master CPU uses resources on the BUS usually and the slave CPU accesses the resources by holding the master CPU when it wants to use them.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Two CPU Structure for Small Hard Disk Drive

      Disclosed is a structure comprising two CPU's, i.e., master and
slave CPUs, for small Hard Disk Drive to utilize resources connected
to CPU BUS by each CPU with no hardware changes.  The master CPU uses
resources on the BUS usually and the slave CPU accesses the resources
by holding the master CPU when it wants to use them.

The Figure shows an example of this structure.

      The master CPU starts to work from power on reset, using CPU
BUS as usual, and the slave CPU operates in Single Chip Mode with all
BUS connecting to CPU BUS and control lines input mode.

      When the slave CPU need to access the resources connected to
CPU BUS, it sets HOLD of the master CPU and waits until HACK is
received.  Then it changes the CPU mode from Single Chip mode to
Processor Mode and accesses the resources.  The slave CPU returns to

Single Chip mode when the job is completed.  Then it releases HOLD of
the master CPU.