Browse Prior Art Database

(Off-Chip) Receiver Design for Most Positive Down Level/Least Positive Up Level Test

IP.com Disclosure Number: IPCOM000114461D
Original Publication Date: 1994-Dec-01
Included in the Prior Art Database: 2005-Mar-28
Document File: 2 page(s) / 46K

Publishing Venue

IBM

Related People

Saitoh, T: AUTHOR

Abstract

Disclosed is a new off-chip receiver design circuit which will make it possible to perform the receiver Most Positive Down Level (MPDL) and Least Positive Up Level (LPUL) test with receiver alone, without any help of internal circuits and off-chip drivers on a chip.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 69% of the total text.

(Off-Chip) Receiver Design for Most Positive Down Level/Least Positive
Up Level Test

      Disclosed is a new off-chip receiver design circuit which will
make it possible to perform the receiver Most Positive Down Level
(MPDL) and Least Positive Up Level (LPUL) test with receiver alone,
without any help of internal circuits and off-chip drivers on a chip.

      Currently, the receiver MPDL and LPUL test is being performed
such that test MPDL and LPUL voltage is applied to receivers
(functional patterns).  The patterns propagate through the internal
circuits on the chip and the receiver functionality is confirmed by
the off-chip driver output check.

      With this new feature disclosed here, however, a receiver can
be tested with only the receiver itself.  The receiver is designed so
that it has feedback transistor switch in it, connected to an input
and output in the receiver, as shown in the Figure.

      During the MPUL and LPUL test, the MPUL or LPUL voltage will be
applied to a receiver input under test by a tester with the Force
Voltage mode.  Then the switch in the receiver circuit will be closed
so that the input and output will be shorted through an appropriate
resistance in the switch (on-transister resistance) and current will
be incurred between the tester and the receiver output.  The tester,
being changed to Measure Current mode, will measure the current to
check if it is within the specification.  (That is, when logic high
level expect...