Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Dynamic BiCMOS 53-Bit Multiplier

IP.com Disclosure Number: IPCOM000114902D
Original Publication Date: 1995-Feb-01
Included in the Prior Art Database: 2005-Mar-30
Document File: 4 page(s) / 88K

Publishing Venue

IBM

Related People

Hilker, SA: AUTHOR [+2]

Abstract

Described is a 53-bit dynamic differential BiCMOS multiplier that was invented using the DCVS dynamic BiCMOS circuits.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 52% of the total text.

Dynamic BiCMOS 53-Bit Multiplier

      Described is a 53-bit dynamic differential BiCMOS multiplier
that was invented using the DCVS dynamic BiCMOS circuits.

      1/Architecture: The multiplier is able to mix a Booth encoded
Wallace tree architecture with a 2-phase clocking scheme which
requires the multiplier to be divided into two halves for testing
purposes and requires a set of mid-cycle latches.

      2/Circuits: The invented 53-bit multiplier uses a new Dynamic
Differential BiCMOS circuit family to achieve high performance 53-bit
multiplier.

      Fig. 1 shows the Invented Dynamic Differential BiCMOS Booth
Encoder.  This Booth Encoder has 5 outputs.  The Boolean functions
for the outputs are 10 = B0B1A2+B0A1B2, 20 = A0B1A2+A0A1B2, 30 =
B0A1A2, 40 = A0B1B2, and 50 = A0A1A2+B0B1B2.  These logic functions
are generated from the NFETs trees of N11 to N22 transistors.  By
taking advantage at the differential logic, the booth encoder logic
functions were generated with minimum number of NFET transistors.
This improves the circuit density and performance.  Input K0
precharges the booth encoder outputs to ground prior any logic
manipulation.  If K0 is at logic '0', transistors N23 is turned off
allowing transistors P6 to P10 to precharge nodes 1 to 5 to Vdd and
outputs 10 to 50 to ground.  The most critical part of designing any
dynamic circuits is to minimize the noise sensitivity and maximize
performance of the circuits.  Transistors P11 and P12 are used to
reduce the charge...