Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Voltage Stress Instrument

IP.com Disclosure Number: IPCOM000115283D
Original Publication Date: 1995-Apr-01
Included in the Prior Art Database: 2005-Mar-30
Document File: 4 page(s) / 84K

Publishing Venue

IBM

Related People

Enriquez, R: AUTHOR [+2]

Abstract

Described is a non-intrusive voltage stress instrument to perform voltage stress at the system level.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 52% of the total text.

Voltage Stress Instrument

      Described is a non-intrusive voltage stress instrument to
perform voltage stress at the system level.

      Voltage Margins Interface (VMI) is an instrument capable of
performing voltage stress testing for a computer system at the system
level.  It takes advantage of the System Power Control Network (SPCN)
to communicate to/from the system under test.  It is a self-contained
non-intrusive unit without any external cables.

      A block diagram of the Voltage Margins Interface (VMI) is shown
in Fig. 1.  The SPCN block represents the System Power Control
Network node located in each rack.  This node communicates to the VMI
block via an Input/Output Processor (IOP) scan line using similar
command interface as the battery backup units.  The function of the
VMI block is to sense the voltage domain in question and calculate
its actual voltage value, process that value, and then send an analog
output signal to each one of the system regulators to adjust the
output voltages of the different domains in the system under test.
This is done via VMI internal microcode( voltage calculations,
communications, test increment timing, etc.), a microcontroller and
voltage sense/variation circuitry creates a completely self contained
unit that provides all necessary test points/ functions internally.
The start/end phases of the VMI test cycle are controlled via signals
received from the SPCN network, which gets its instructions from the
system test controller.  The regulator block represents all possible
regulators accessed by the VMI.  The interface to these regulators is
a single analog input, used to alter the regulator output by a value
dictated by the VMI.  Each volta...