Browse Prior Art Database

Scheme for Embedding Custom Circuits in Synthesized Macros

IP.com Disclosure Number: IPCOM000115535D
Original Publication Date: 1995-May-01
Included in the Prior Art Database: 2005-Mar-30
Document File: 2 page(s) / 45K

Publishing Venue

IBM

Related People

Bolliger, MD: AUTHOR [+2]

Abstract

Disclosed is a process for the embedding of custom circuits within synthesized control (or random) logic macros (CLMs). This process is used for increasing placement options of custom macros (e.g., clock buffers) and for increasing chip device densities through tighter component integration.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 76% of the total text.

Scheme for Embedding Custom Circuits in Synthesized Macros

      Disclosed is a process for the embedding of custom circuits
within synthesized control (or random) logic macros (CLMs).  This
process is used for increasing placement options of custom macros
(e.g., clock buffers) and for increasing chip device densities
through tighter component integration.

      The ability to efficiently handle and manage custom circuits
either intersecting or completely within CLM boundaries results in
four main parts with corresponding user-defined options.

      The first part prevents the placement of the CLM circuit books
in the overlapping region through applying either of two ways.  The
first way modifies the actual CLM circuit book row that defines valid
placement locations for the CLM books if the custom circuit
intersects a CLM boundary.  The second way places a specially
designed empty blockage cell in the CLM circuit book row for custom
circuits that are completely within CLM boundaries.

      The second part allows the user to define a buffer zone on each
side of the custom circuit to eliminate possible design rule errors.
The user can independently specify global buffer zones for each side
and can override any side parameter on a CLM-by-CLM basis.

      The third part allows the user to create power busses from the
overlapping custom circuit to the chip power busses using a recursive
algorithm.  The use specifies the required periodicity of the
net...