Browse Prior Art Database

Dynamic Power Control Method for N(P)-MOS Type Programmable Logic Array

IP.com Disclosure Number: IPCOM000116454D
Original Publication Date: 1995-Sep-01
Included in the Prior Art Database: 2005-Mar-30
Document File: 2 page(s) / 49K

Publishing Venue

IBM

Related People

Kiyose, K: AUTHOR [+2]

Abstract

Disclosed is a circuit for "Dynamic power Control Method for n(p)-MOS type Programmable Logic Array". This circuit makes the power consumption of n(p)-MOS type Programmable Logic Array proportional to operation frequency during normal operation without performance degradation.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 85% of the total text.

Dynamic Power Control Method for N(P)-MOS Type Programmable Logic
Array

      Disclosed is a circuit for "Dynamic power Control Method for
n(p)-MOS type Programmable Logic Array".  This circuit makes the
power consumption of n(p)-MOS type Programmable Logic Array
proportional to operation frequency during normal operation without
performance degradation.

      Fig. 1 shows the dynamic power control circuit for n-MOS
Programmable Logic Array.  This Programmable Logic Array output is
required only when the data is latched at output data latch.
Therefore, the circuit shown in Fig. 1 only enables Programmable
Logic Array during WR timing of output latch.  In Fig. 1, "Last clock
timing detector" get the last input clock timing in the operation
cycle.  "Programmable clock divider" makes operation clock for the
circuit from input clock.

      The timing chart is shown in Fig. 2.  When programmable clock
divider makes x2 of input clock, the programmable logic array is
active during half cycle of input clock.  This means Programmable
Logic Array power consumption can be proportion to the operation
frequency of the circuit.

      In this method, the Programmable Logic Array consumes power
when the output is latched by data output latch.  The Programmable
Logic Array active term is proportion to the operation clock
frequency.  Therefore, Programmable Logic Array power consumption is
proportion to the operation clock frequency (Fig. 4).  Since
Programmable L...