Browse Prior Art Database

Data Deglitcher

IP.com Disclosure Number: IPCOM000117844D
Original Publication Date: 1996-Jun-01
Included in the Prior Art Database: 2005-Mar-31
Document File: 2 page(s) / 39K

Publishing Venue

IBM

Related People

Benayoun, A: AUTHOR [+4]

Abstract

Disclosed is a method to improve the data stability arround the sampling area to avoid bad sampling due to external EMC, ESD, crosstalk or bad contacts. Generally, a simple oversampling method is generally used to overcome this problem on existing implementations. But transitions of data are also oversampled which may reduce the quality of the checking done due to the errors given by the jitter on data edge.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Data Deglitcher

      Disclosed is a method to improve the data stability arround the
sampling area to avoid bad sampling due to external EMC, ESD,
crosstalk or bad contacts.  Generally, a simple oversampling method
is generally used to overcome this problem on existing
implementations.  But transitions of data are also oversampled which
may reduce the quality of the checking done due to the errors given
by the jitter on data edge.

The proposed solution improves this method by using:
  o  A Counting of occurence of 1 or 0 within the sampling area only.
      This scanning limited to the area arround the sampling time
      reduces the risk of error.
  o  A Simple comparison between two counters allows to get a very
      simple low cost implementation.
  o  no added delay

The timing of the proposed system is shown in Fig. 1.

      The state comparison to determine the final value of the data
is done by the mechanism shown in Fig. 2 where MXC is a high speed
clock for oversampling.

      Two counter-start at each occurence of the rising edge of the
clock CLK2 and a comparison is countinuously made between the two
outputs bus of the counters.  This comparison is latched at the
occurence of the falling edge of CLK2 and the output becomes the data
out.