Browse Prior Art Database

Embedded Extension Lines for Plating of Circuit Card Edge Terminals

IP.com Disclosure Number: IPCOM000119964D
Original Publication Date: 1991-Mar-01
Included in the Prior Art Database: 2005-Apr-02
Document File: 1 page(s) / 30K

Publishing Venue

IBM

Related People

Miura, S: AUTHOR [+2]

Abstract

Plating of discrete edge terminals 10 on circuit cards requires the use of extension lines 12 which connect the edge terminals 10 in common. In the prior art, the extension lines 10 are formed on the surface of the card as shown in Fig.1. The extension lines 10 are cut concurrently in the step of cutting the card into a desired shape. However, the extension lines on the card surface cause a problem of burrs or separations 14 occurring at the ends of the extension lines during the cutting step or later handling, as shown.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Embedded Extension Lines for Plating of Circuit Card Edge Terminals

      Plating of discrete edge terminals 10 on circuit cards
requires the use of extension lines 12 which connect the edge
terminals 10 in common.  In the prior art, the extension lines 10 are
formed on the surface of the card as shown in Fig.1.  The extension
lines 10 are cut concurrently in the step of cutting the card into a
desired shape. However, the extension lines on the card surface cause
a problem of burrs or separations 14 occurring at the ends of the
extension lines during the cutting step or later handling, as shown.

      The problem can be solved by embedding the extension lines in
the card, as shown in Fig. 2.  The embedded lines 12 are shown by
broken lines.  The extension lines 12 are connected to the edge
terminals 10 through vias 16.