Browse Prior Art Database

Enhanced Retry Automation Test System

IP.com Disclosure Number: IPCOM000120642D
Original Publication Date: 1991-May-01
Included in the Prior Art Database: 2005-Apr-02
Document File: 2 page(s) / 92K

Publishing Venue

IBM

Related People

Gorga, KJ: AUTHOR

Abstract

The Enhanced Retry Automation Test System is a tool used to inject errors into a device that is being tested. The ERATS tool allows for automatic error injection instead of manually placing short or open "bugs" with jumpers. Trigger points and error injection points can be permanently attached and selected with ERATS.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 52% of the total text.

Enhanced Retry Automation Test System

      The Enhanced Retry Automation Test System is a tool used
to inject errors into a device that is being tested.  The ERATS tool
allows for automatic error injection instead of manually placing
short or open "bugs" with jumpers.  Trigger points and error
injection points can be permanently attached and selected with ERATS.

      The ERATS hardware consists of 32/64 Trigger and compare
inputs, 0/16 Arm and compare inputs, an external Qualifier input, and
an external Trigger input.  It has an Event counter, a Delay
generator, an Error Pulse generator, and a Retry counter.  It has
16/32 high power drivers for injecting errors.  It has relay
selection for true disconnecting of drivers from error lines.  It
also has 2 Normally Closed and 2 Normally Open relay contacts for low
speed controls.  The Trigger compare and enable logic allows for 1,
0, or X (don't care) selection on the trigger inputs. The Arm compare
and enable logic allows for 1, 0, and X selection on the Arm inputs.
The Arm is a pre-Trigger qualification.  The Arm, an external
Qualifier (1 or 0), or no qualifier can be selected as another
condition with the Triggers to allow for error injection.  In place
of the Triggers and Qualifiers, an external Trigger can be selected
instead.  The Event counter is a 16-bit counter allowing for from
0-65,535 Trigger and Qualifier combinations to occur before error
injection.  The Delay generator is made of two types of generators, a
16-bit counter of 0-65,535 clocks and a analog delay Integrated
Circuit with a 30-nsec plus 1-255-nsec delay.  Either delay generator
can be selected.  The delay counter can be run off an internal 40 Mhz
(25 nsec) oscillator or an external Delay counter clock input.  The
Error Pulse generator is also made of two types of generators, a
16-bit pulse width counter of 1-65,536 clocks and an analog delay IC
with a 30-nsec plus 1-255-nsec pulse width.  Either Pulse generator
can be selected.  The Pulse Generator counter can be run off an
internal 40 Mhz oscillator or an external Pulse Generator counter
clock input.  An 8-bit Retry...