Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Micro Channel Slave Providing Central Translate And Steering Logic

IP.com Disclosure Number: IPCOM000120654D
Original Publication Date: 1991-May-01
Included in the Prior Art Database: 2005-Apr-02
Document File: 1 page(s) / 28K

Publishing Venue

IBM

Related People

Arimilli, RK: AUTHOR [+3]

Abstract

The Micro Channel* Architecture (MCA) defines a system facility which provides control and data swapping functions for 2-byte Bus Master compatibility with 4-byte Slaves. The Central Translate Logic (CTL) converts MCA level A/B control signals (provided by 2-byte Bus Masters) into MCA level C signals (for use by 4-byte Slaves). The Central Steering Logic (CSL) steers data between the high and low 2 bytes of a 4-byte (level C) Micro Channel bus. These system facilities are provided on the system planar and introduce critical delays for the Streaming Data Protocol.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Micro Channel Slave Providing Central Translate And Steering Logic

      The Micro Channel* Architecture (MCA) defines a system
facility which provides control and data swapping functions for
2-byte Bus Master compatibility with 4-byte Slaves.  The Central
Translate Logic (CTL) converts MCA level A/B control signals
(provided by 2-byte Bus Masters) into MCA level C signals (for use by
4-byte Slaves).  The Central Steering Logic (CSL) steers data between
the high and low 2 bytes of a 4-byte (level C) Micro Channel bus.
These system facilities are provided on the system planar and
introduce critical delays for the Streaming Data Protocol.

      A way to avoid these tight timings is to include the CTL and
CSL inside the Slave Micro Channel interface logic. The Micro Channel
'- CD SFDBK' signal is used to disable the CTL and CSL on the system
planar. The additional logic required by the slave is minimal.

      This increases system performance by giving the 2-byte master
ability to use the Streaming Data Protocol.  It also reduces the
tight timings by exploiting on-chip tracking and small CMOS gate
delays.
*  Trademark of IBM Corp.