Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Serial Network Overlapped Block Check Generation and Checking

IP.com Disclosure Number: IPCOM000121811D
Original Publication Date: 1991-Sep-01
Included in the Prior Art Database: 2005-Apr-03
Document File: 1 page(s) / 55K

Publishing Venue

IBM

Related People

Driscoll, PR: AUTHOR [+2]

Abstract

Disclosed is a simple method of overlapping network communication software CRC polynomial block check generation and checking, with hardware transmit/receive time. This provides software serial communication transmission error detection with minimal additional processing overhead.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 66% of the total text.

Serial Network Overlapped Block Check Generation and Checking

      Disclosed is a simple method of overlapping network
communication software CRC polynomial block check generation and
checking, with hardware transmit/receive time.  This provides
software serial communication transmission error detection with
minimal additional processing overhead.

      In any communication network it is desirable to detect
transmission errors.  For serial communications, if this detection is
done via a software polynomial block check generated by the
transmitter and checked by the receiver, significant overhead is
added to overall processing time.

      The following describes a simple procedure used by a system
power control network to overlap software polynomial block check
overhead with hardware transmission time.

      CCITT CRC polynomial generation and checking is a common
communication error detection mechanism.  Each serial communication
packet (message) contains 2 bytes of block check characters following
the data.  The check characters are generated by the transmitter and
checked by the receiver.  A failure indicates a transmission error
and a unique response is returned to the transmitter to signal the
failure.

      In serial communications protocol, there is a nominal hardware
delay between each byte.  This hardware delay can be taken advantage
of, by software, in the following way.

      Rather than calculating the block check characters fo...