Browse Prior Art Database

Novel Sense and Isolate Circuit

IP.com Disclosure Number: IPCOM000122322D
Original Publication Date: 1991-Nov-01
Included in the Prior Art Database: 2005-Apr-04
Document File: 1 page(s) / 53K

Publishing Venue

IBM

Related People

Davis, A: AUTHOR [+2]

Abstract

A simple sense amplifier circuit suitable for single sense amplifier circuit per bit line applications is made to operate at high speed by assuring that a node going toward low voltage is isolated from the bit line capacitance. Only a single signal is required to operate the circuit and isolate it from the bit lines.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 74% of the total text.

Novel Sense and Isolate Circuit

      A simple sense amplifier circuit suitable for single sense
amplifier circuit per bit line applications is made to operate at
high speed by assuring that a node going toward low voltage is
isolated from the bit line capacitance.  Only a single signal is
required to operate the circuit and isolate it from the bit lines.

      Referring to the figure, N-type devices N1 and N2 are used for
sensing.  P-type devices P1 and P2 are isolation transistors.

      Initially, nodes A and B, which are connected to terminals
sense amplifier true (SAT) and sense amplifier complement (SAC),
respectively, are at equal potentials at or near the potential of
nodes bit line true (BLT) and bit line complement (BLC) which are
also at equal potentials.

      When a cell is being read, node BLT or BLC is pulled down
depending upon data stored in the cell.  If node BLT is pulled down
by the cell, it is a hundred millivolts or more below the potential
of node BLC when signal SET goes high and the following actions take
place:
      1. N-type transistor N3 turns on and node C is brought close to
ground potential.
      2. With nodes A and B equal and high, devices N1 and N2 are
both turned on since node C is being pulled down.
      3. Nodes A and B start to drop as node C falls.
      4. As potential of nodes A and B approach a PFET threshold
below the potential of node BLC, device P2 starts to turn on, but
since node BLT...