Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Dynamic Control Method for AC Adapter Power Saving

IP.com Disclosure Number: IPCOM000123004D
Original Publication Date: 1998-Mar-01
Included in the Prior Art Database: 2005-Apr-04
Document File: 3 page(s) / 46K

Publishing Venue

IBM

Related People

Horikoshi, H: AUTHOR [+2]

Abstract

Disclosed is a dynamic control method for AC adapter power saving. This method saves the power consumption of an AC adapter during the system power switch is off and batteries are not being charged. During the system power off, AC/DC On/Off control signal is generated by the Power Management Controller (PMC) which monitors the main battery and sub-battery status. PMC generates AC/DC off signal after PMC charged the sub battery. The sources of Vcc of PMC are Vcc5M, VccSW and VccSB. Vcc5M is generated by the AC adapter connected. The VccSW is generated by charged main battery. The VccSB is generated by charged sub-battery.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Dynamic Control Method for AC Adapter Power Saving

      Disclosed is a dynamic control method for AC adapter power
saving.  This method saves the power consumption of an AC adapter
during the system power switch is off and batteries are not being
charged.  During the system power off, AC/DC On/Off control signal is
generated by the Power Management Controller (PMC) which monitors the
main battery and sub-battery status.  PMC generates AC/DC off signal
after PMC charged the sub battery.  The sources of Vcc of PMC are
Vcc5M, VccSW and VccSB.  Vcc5M is generated by the AC adapter
connected.  The VccSW is generated by charged main battery.  The
VccSB is generated by charged sub-battery.

      Fig. 1 shows the AC/DC off ("Low" of FET (Field Effect
Transistor) Drain) status caused by PMC driving "High" of the
N-channel FET Gate.

      Fig. 2 shows the AC/DC on ("Hi-Z" of FET Drain) status caused
by PMC driving "Low" of the FET Gate.  This is the same situation
when there is no power source (Vcc5M, VccSW and VccSB) to PMC.