Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

# A Small Modular Exponentiation Circuit

IP.com Disclosure Number: IPCOM000123142D
Original Publication Date: 1998-Jun-01
Included in the Prior Art Database: 2005-Apr-04
Document File: 2 page(s) / 56K

IBM

Satoh, A: AUTHOR

## Abstract

Disclosed is a small modular exponentiation circuit. The modular exponentiation (M**E mod N) is achieved by repeated number of modular multiplications (A*B mod N). As shown in Fig. 1, one modular multiplication is in turn executed by repeated addition of partial product (+/-A), followed by an adjustment operation (+/-N), shift operation (*2), and another adjustment. When a bit '1' is found in the multiplicator B by checking each bit in B sequentially from the MSB-side, addition and adjustment are executed. When the bit is '0', only adjustment is done. After that, *2 operation and adjustment are executed. To reduce the number of additions, binary redundant form is used for the multiplicator B. The consecutive '1' bits in B are transformed such that 1111=10000-1.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 83% of the total text.

A Small Modular Exponentiation Circuit

Disclosed is a small modular exponentiation circuit.  The
modular exponentiation (M**E mod N) is achieved by repeated number
of modular multiplications (A*B mod N).  As shown in Fig. 1, one
modular multiplication is in turn executed by repeated addition of
partial product (A), followed by an adjustment operation (N),
shift operation (*2), and another adjustment.  When a bit '1' is
found in the multiplicator B by checking each bit in B sequentially
bit is '0', only adjustment is done.  After that, *2 operation and