Browse Prior Art Database

Accurate RC Extraction Flow for Layouts Containing Design Rule Violations

IP.com Disclosure Number: IPCOM000128962D
Publication Date: 2005-Sep-22
Document File: 3 page(s) / 59K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method that minimizes the estimation for RC values to only the truly violating segments (i.e. the minimal area that forms the violation), while accurately extracting the “clean” parts. Benefits include improving the convergence of extracted data.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Accurate RC Extraction Flow for Layouts Containing Design Rule Violations

Disclosed is a method that minimizes the estimation for RC values to only the truly violating segments (i.e. the minimal area that forms the violation), while accurately extracting the “clean” parts. Benefits include improving the convergence of extracted data.

Background

In order to enable fast design convergence, it is essential to receive accurate RC extractions (as opposed to estimations) in early phases of the design, and that the RC extraction results converge smoothly as the layouts become cleaner. This RC data is critical for accurate analyses
(i.e. timing/cross-talk etc.). However, a “dirty” layout (i.e. one that contains shorts and min-space violations between the different nets) may exist up until advanced phases in the design process.

General Description

The disclosed method minimizes the estimation for RC values to only the truly violating segments (i.e. the minimal area that forms the violation), while accurately extracting the clean parts (see Figure 1). The modules in the disclosed method operate layer after layer (the chip routing layers), until the entire chip is covered and extracted. The following are the components of the disclosed method (see Figure 2):

§         DRV-Detector. This module operates on the input layout which contains only rectangular (polygons are broken into rectangles) and detects all the short and min-space violations in the design by performing a scan-line algorithm. Violating segments are grouped into disjoint-sets of violations.

§         Breaking module. This module breaks each segment that participates in a violation into the parts that truly participate in a violation, and parts that are clean.

§         Estima...