Browse Prior Art Database

Method for internally keyed and power latched interconnect solutions

IP.com Disclosure Number: IPCOM000130478D
Publication Date: 2005-Oct-25
Document File: 5 page(s) / 244K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for internally keyed and power latched interconnect solutions. Benefits include improved functionality.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 55% of the total text.

Method for internally keyed and power latched interconnect solutions

Disclosed is a method for internally keyed and power latched interconnect solutions. Benefits include improved functionality.

Background

      The increasing functionality of processors and other devices requires increasing amounts of electrical power. As a result, additional power and ground connections are required without increasing the size of the form factor.

              Through-hole leads, fork locks, and keying features are conventionally used for mechanical retention and polarization. Increases in power and ground connections are typically accommodated by increasing the size of the connector and/or changing the connector geometry.

      Conventionally, keying features are used for polarization and latches are used for mechanical retention (see Figure 1).

General description

      The disclosed method uses polarization keying and mechanical retention latches as electrical conductors. The major elements of the disclosed method include:

•             Modifying keying features to facilitate power/ground connectivity by integrating contacts and/or fork locks as electrical contacts to the board

•             Plating of polarization features/mechanisms and latches

•             Modifying latches to flow current

Advantages

              The disclosed method provides advantages, including:
•             Improved functionality due to providing additional power contacts and/or fork locks as electrical interfaces to the board

•             Improved functionality due to providing additional power to the board without increasing the form factor size

Detailed description

      The disclosed method includes keying and latching interconnect solutions. The keyed solution is a connector with a plug-in module (see Figure 2).

      The keying feature is a current-...