Browse Prior Art Database

Method and System for Building a Chip Controlled Collapse Chip Connection (C4) Power Grid

IP.com Disclosure Number: IPCOM000198563D
Publication Date: 2010-Aug-09
Document File: 4 page(s) / 184K

Publishing Venue

The IP.com Prior Art Database

Abstract

A method and system for building a chip Controlled Collapse Chip Connection (C4) power grid is disclosed. The method involves designing complex multi-voltage chips with mixed combinations of C4-power, grounds, and signal I/O patterns.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 4

Method and System for Building a Chip Controlled Collapse Chip Connection (C4)

Power Grid

Disclosed is a method and system for building a chip Controlled Collapse Chip Connection (C4) power grid. The method involves designing complex multi-voltage chips with mixed combinations of C4-power, grounds, and signal I/O patterns.

    The method and system is implemented as a toolset using a programming language. The toolset includes reading an input footprint data from a layout or from an input pinDataFile. A sample footprint of C4-power and Signal Pads is illustrated in Fig.
1.

Figure 1

    The input pinDataFile defines a location and net name of each C4 I/O. Further, patterns associated with each C4 power pad is recognized and stored. Upon storing the patterns, an initial power grid skeleton is created which connects interrelated power pads via Pad Connection Layouts (PCLs). The connection of interrelated power pads such as C4 power pads via PCLs is illustrated in Fig. 2.

Figure 2

1

[This page contains 2 pictures or other non-text objects]

Page 2 of 4

    Thereafter, the patterns, the power grid skeleton, and the power pads are utilized for selecting an appropriate type of PCL pair corresponding to each C4 power pad. Upon selecting the PCLs, the PCLs are placed on an input chip footprint in an orientation so as to achieve maximum connections for the interrelated power pads while avoiding power shorts and opens for intermixing types of C4s. The PCLs are placed on the input chip footprint in an orientation as illustrated in Fig. 3.

Figure 3

    In addition, filler PCLs may be added if applicable. Subsequently, the PCLs are assigned with net attributes for performi...