Browse Prior Art Database

Parallel Debugger Architecture for Multi-core Embedded Systems

IP.com Disclosure Number: IPCOM000200643D
Publication Date: 2010-Oct-22
Document File: 2 page(s) / 225K

Publishing Venue

The IP.com Prior Art Database

Abstract

This paper describes a parallel debugger architecture for multi-core embedded systems which tries to solve performance limitation problems taking advantage of the existing hardware support to facilitate it. The design is basically a multithreaded system in which multiple debug instances make concurrent accesses to the debugged target. Each debug instance handles debug operations for a target processor core.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 55% of the total text.

Parallel Debugger Architecture for Multi-core Embedded Systems

Abstract

This paper describes a parallel debugger architecture for multi-core embedded systems which tries to solve performance limitation problems taking advantage of the existing hardware support to facilitate it. The design is basically a multithreaded system in which multiple debug instances make concurrent accesses to the debugged target. Each debug instance handles debug operations for a target processor core.

   

Introduction

The performance limitation when debugging multi-core embedded systems comes as a consequence of multiple factors. But the most important bottleneck is the slow target access to embedded target.

The new multi-core processors for host computers make it easy and efficient to implement a parallel debugger architecture which can be used to address multi-core debugging issues raised when using a sequential debugger.

Operations for each debugged core can be handled by a separate debugger thread which is automatically distributed by the host OS to one of the host processor cores.

This makes it possible to perform concurrent target accesses thus significantly reducing the target latency of the system for multi-core debugging

operations like launching, stepping, refreshing state variables.

System architecture

The Debugger Dispatcher is a minimal logic central point which forwards requests from the user, using a hash table, to the proper debug instance and sends back notifications and results. Properties of the dispatcher:

·         Creates Debugger instances which handle specific operations for each core/architecture and target access. One debug instance can execute operations on different threads.

 

·         Debugger services include debug information and expression parsers, disassemblers, processors database and others which are provided to each debugger instance.

·         Multi-core operations ar...