Browse Prior Art Database

Method and System for Reassigning Net Names of Clines and Vias in Physical Design Tools

IP.com Disclosure Number: IPCOM000202086D
Publication Date: 2010-Dec-03
Document File: 4 page(s) / 114K

Publishing Venue

The IP.com Prior Art Database

Abstract

A method and system for reassigning net names of clines and vias in physical design tools is disclosed.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 51% of the total text.

Page 01 of 4

Method and System for Reassigning Net Names of Clines and Vias in Physical Design Tools

Disclosed is a method and system for reassigning net names of clines and vias in physical design tools.

Initially a physical design tool queries a user to select manually a net name that the user may use at a later period for assigning the net name to a selected group of clines and/or vias. The physical design tool allows the user to select the net name in one of two mode.

In the first mode, the user is allowed to select the net name from a net entry list of current net names available in a design. For example, as illustrated in fig. 1, in "Choice #1", the user selects net name "+1.1VA" from a net list provided in a Graphical User Interface (GUI). In addition, as depicted in fig. 1, a "Name Filter" field is also provided by the GUI in case the user does not know the exact name of the net name the user wish to select. The "Name Filter" field also helps if the user wants to experiment with different net wiring fan outs.

(This page contains 00 pictures or other non-text object)

1


Page 02 of 4

Figure 1

In the second mode user is allowed to select a board design pin and use its net name. This is more beneficial if the user is already aware of the final assignment of the existing cline and/or via net name based on a current pin out. If the user is already aware that existing cline and/or vias need to be assigned to the same net as a current pin, then the user may select the current pin from board layout. Further, the net entry list will automatically use the current pin's net name for future assignment. This scenario is depicted as "Choice #2" in fig. 1. This methodology is useful if the user is unaware of the net name of the current pin, but is aware that the existing cline and/or vias is assigned to the same net as the current pin must have the same net name. Further, it is also useful when connector pinout changes due to a new logic entry in the board design.

...