Browse Prior Art Database

Method and System for Determining an Error State of a Link to a Structured External Storage (SES) Facility in a Parallel Sysplex Environment

IP.com Disclosure Number: IPCOM000206043D
Publication Date: 2011-Apr-12
Document File: 1 page(s) / 49K

Publishing Venue

The IP.com Prior Art Database

Abstract

A method and system for determining an error state of a link to a Structured External Storage (SES) facility in a parallel sysplex* environment is disclosed. The method involves providing an interruption to a system control code (such as a millicode) when the link enters the error state.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 67% of the total text.

Page 01 of 1

Method and System for Determining an Error State of a Link to a Structured External Storage (SES) Facility in a Parallel Sysplex Environment

Disclosed is a method and system for determining an error state of a link to a Structured External Storage (SES) facility in a parallel sysplex* environment. The method involves providing an interruption to a system control code (such as a millicode) when the link enters the error state.

In case the link enters the error state, an interruption is made to a system control code which controls machine hardware. Upon occurrence of the interruption, the system control code sets an indication in a main storage that corresponds to an Error-State Pending (ESP) indication in the machine hardware (a shadow copy of the machine hardware indication). The indication in the main storage is an accurate reflection of an ESP latch. The system control code processes the interruption by copying a state of a remote ESP latch to the main storage indication. As a local indication is set at the time when a physical latch is set, it can be tested in place of the physical latch prior to using the link. As a result, the testing is much faster which reduces effective amount of time for the use of the link.

In a scenario, the interruption is disabled such that the interruption does not occur until the ESP indication is cleared. The ESP indication may be cleared by a Clear Message Path State (CMPS) instruction. The ESP indication may be cleared by reset...