Browse Prior Art Database

A Method and System for Performing a Fast Simulation of a Critical Path Monitor (CPM) Circuit

IP.com Disclosure Number: IPCOM000234935D
Publication Date: 2014-Feb-17
Document File: 5 page(s) / 616K

Publishing Venue

The IP.com Prior Art Database

Abstract

A method and system is disclosed for performing a fast simulation of a Critical Path Monitor (CPM) circuit, by automatically generating a hybrid circuit model using pre-existing simulation data. The hybrid circuit model includes a logical model and a behavioral model of the CPM circuit.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 51% of the total text.

Page 01 of 5

A Method and System for Performing a Fast Simulation of a Critical Path Monitor (CPM) Circuit

Currently, Simulation Program with Integrated Circuit Emphasis (SPICE) simulation of a Critical Path Monitor (CPM) circuit is accurate but time consuming (1 day/run). A

current method for faster simulation of CPM circuit merely constructs a logical model and does not capture the analog behavior of the circuit.

Figure 1

In the CPM circuit diagram of fig. 1, a pulse goes through analog components functioning as delay blocks. Thereafter, the pulse gets captured by the edge detector. Relative timing of capclk and data determines output of the edge detector.

Disclosed is a method and system for performing a fast simulation of a CPM circuit, by automatically generating a hybrid circuit model using pre-existing simulation data. The hybrid circuit model includes a logical model and a behavioral model of the CPM circuit.

The method and system includes obtaining pre-existing simulation data such as, but not limited to, SR latch timing, and PVT dependent delay. Thereafter the method constructs the logical model by building a hard code skeleton using the preexisting simulation data. For instance, the hard code skeleton for the circuit shown in fig.1 is based on logic, timing of nclk, lclk, dellclk, capclk and SR latch behavior. Further, the logical model represents a high level abstraction and is constructed once for each circuit topology.

The method and system simultaneously constructs the behavioral model along with the logical model. The behavioral model is constructed by automatically generating delay functions using the pre-existing simulation data. Delay functions can be automatically generated for fixed calibration detector overhead blocks by empirically fitti...