Browse Prior Art Database

Method and System for Evaluating Power Estimation against Hardware while Varying Switching Activity

IP.com Disclosure Number: IPCOM000235601D
Publication Date: 2014-Mar-11
Document File: 5 page(s) / 131K

Publishing Venue

The IP.com Prior Art Database

Abstract

A method and system for evaluating power estimation against hardware while varying switching activity is disclosed. A loop is created with the same instructions and data inputs. The data inputs are varied in a way to control and predict switching factor. Thereafter, a circuit is verified to determine whether the circuit is functioning correctly by checking hardware and a pass signal sent to a tester.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 52% of the total text.

Page 01 of 5

Method and System for Evaluating Power Estimation against Hardware while Varying Switching Activity

Disclosed is a method and system for evaluating power estimation against hardware

while varying switching activity.

Typically, power correlation between underlying hardware and power estimation tools is required for evaluating power. Thus, the tool needs to predict a product logic that must be similar to hardware tests logic. In addition, each power measurement must be valid and the same irrespective of when the measurement is taken. Fig. 1 depicts the design of an Application Specific Integrated Circuit (ASIC) ASML unit for power testing. An

ASML ("Adder Subtractor Multiplier Logic") is a small (but scalable) circuit that represents the type of logic you would see in a typical ASIC chip design, It's similar to an Arithmetic Logic Unit (ALU).

As shown in fig. 1, real components i.e., addition, subtraction, multiplication and logic units are used for power testing thereby insuring a product like logic from hardware estimation. In addition, test is performed at every 256th cycle for ensuring the correctness of the estimation.

Figure 1

Fig. 2 depicts the use of multiple ASIC ASML units, described in fig. 1, for building an

ASIC MASML unit (multiple ASML units configured in a way that various combinations of the ASMLs can be running or quiet). As shown in fig. 2, an 8-bit incrementor provides looping function thereby ensuring that power measurement is the same regardless of time.

1


Page 02 of 5

Figure 2

In an instance of the invention, re...