Browse Prior Art Database

Method and System for Implementing Programmable Signal Multiplexing inside a Flash Controller

IP.com Disclosure Number: IPCOM000239348D
Publication Date: 2014-Nov-01
Document File: 6 page(s) / 246K

Publishing Venue

The IP.com Prior Art Database

Abstract

A method and system is disclosed for implementing programmable signal multiplexing inside a Flash controller for all Flash memory buses.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 52% of the total text.

Page 01 of 6

Method and System for Implementing Programmable Signal Multiplexing inside a Flash Controller
Disclosed is a method and system for implementing programmable signal multiplexing inside a Flash controller for all Flash memory buses. Multiplexers inside the Flash controller selectively reorient data written to the Flash controller. A

state of a multiplexer is determined by the arrangement of signal interconnects and knowledge of which Flash memory is being written.

In one embodiment, optimal signal interconnections are implemented on a Printed Circuit Board (PCB) as illustrated in Fig. 1.

Figure 1

Fig. 1 illustrates a PCB layout program, wherein two Flash data ports are connected together. The two Flash data ports

1


Page 02 of 6

reside on the same Flash device. Fig. 1 also illustrates a group of traces connecting the two Flash data ports under an assumption that equivalent data pins on both Flash data ports are to be connected together.

Fig. 2 illustrates a group of traces connecting the two Flash data ports under an assumption that different data bits may be connected.

Figure 2

The data bus is selectively reoriented within the Flash controller to account for different connection order at each port. The connection order may depend upon the particular layout arrangement as well as the device port which the Flash controller is accessing.

Input Output (IO) and multiplexing structures that are required for one IO pin at the Flash controller is illustrated in Fig. 3.

2


Page 03 of 6

Figure 3

The Flash controller maintains an internal 16-bit DAT_OUT bus and an internal 16-bit DAT_IN bus. For data write operations (from the Flash controller), a multiplexer allows each IO pin to be fed from any one of internal DAT_OUT signals. For data rea...