Dismiss
InnovationQ and the IP.com Prior Art Database will be updated on Sunday, December 15, from 11am-2pm ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

MACROCELL ARRAY HAVING MIXED SINGLE AND DOUBLE DRIVE

IP.com Disclosure Number: IPCOM000005600D
Original Publication Date: 1986-Oct-01
Included in the Prior Art Database: 2001-Oct-18

Publishing Venue

Motorola

Related People

Authors:
Steve Lai

Abstract

Existing CMOS gate arrays having a plurality of semiconductor devices within a plurality of cells use a single drive level for the cells resulting in the drive level being either too high or too low for many situations. A typical cell consists of two P-channel and two N-channel transistors, resulting in asingle two-input logic gate.