Browse Prior Art Database

TIMING GENERATOR

IP.com Disclosure Number: IPCOM000005608D
Original Publication Date: 1986-Oct-01
Included in the Prior Art Database: 2001-Oct-18

Publishing Venue

Motorola

Related People

Authors:
Hiroshi Sakamoto

Abstract

The circuit of Fig. 1 is designed to generate an output signal VO whose leading and trailing edges appear after predetermined two separate period of time Tl and T2, with respect to the transient timings of an input signal Vi.