Browse Prior Art Database

ADAPTIVE CLOCK SPEED CONTROL FOR VARIABLE PROCESSOR LOADING

IP.com Disclosure Number: IPCOM000006402D
Original Publication Date: 1992-May-01
Included in the Prior Art Database: 2001-Dec-31
Document File: 2 page(s) / 87K

Publishing Venue

Motorola

Related People

Authors:
Richard Young Chin Pan Wong Shawn Warner

Abstract

The invention is a method of reducing the average current drain, thereby increasing the operation time between recharging, of portable (multi)processor elec- tronic equipment which is battery or solar powered. It has been shown that the current drain of a processor is directly proportional to the bus operating frequency of the part. Using this information, current drain reduction is accomplished by operating the processors) at the lowest possible clock oscillator speed at all times. This method can be applied to real-time and batch processing systems. In either system the processor gives each active task a portion of the total processor time to execute its task. If all tasks are completed the remaining idle time is wasted in a loop or a wait operation running at the maximum clock speed.