A Packet Formatting Mechanism for RapidIO
Original Publication Date: 2002-Jan-11
Included in the Prior Art Database: 2002-Jan-11
This paper discloses a packet formatting mechanism that is area efficient and has minimal logic implementation complexity. The important components of the circuit are: a packet based bus architecture and packet formatting logic to convert internal bus transactions to packet transactions.