Browse Prior Art Database

MULTIPLEXING OF MULTIPLE LEVE/EDGE TRIGGERED INTERRUPTS AT SINGLE INPUT

IP.com Disclosure Number: IPCOM000007005D
Original Publication Date: 1993-Oct-01
Included in the Prior Art Database: 2002-Feb-15

Publishing Venue

Motorola

Related People

Authors:
Zoran Ulicevic

Abstract

Hardware design engineers are ohen squeezed between ever growing requirements and silicon limi- tations. One specific area, that this article is dealing with, is how to "increase" number of available inter- rupt lines of a microprocessor by multiplexing them using simple RC circuit.