Dismiss
InnovationQ will be updated on Sunday, September 22, from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

PREVENTING FALSE LATCHING IN VLSI CIRCUITS

IP.com Disclosure Number: IPCOM000007257D
Original Publication Date: 1994-Jun-01
Included in the Prior Art Database: 2002-Mar-07
Document File: 4 page(s) / 132K

Publishing Venue

Motorola

Related People

Authors:
Zahid Ahsanullah Abbas Rashid

Abstract

A very common problem in modern VLSI cir- cuits is false latching due to glitches in the enable signal arising out of violation of the setup time. An Ideal enable signal has a setup and hold time rela- tive to the latching clock. Violations of this setup and hold time can result due to the following reasons: 1. An oversight in design which did not account for any number of boundary conditions which cause the enable signal timing requirements to be vio- lated. For instance loading due long metal lines.