Browse Prior Art Database

Compatibility of Si-gates for Metal-Oxide Dielectrics

IP.com Disclosure Number: IPCOM000008086D
Original Publication Date: 2002-May-16
Included in the Prior Art Database: 2002-May-16

Publishing Venue

Motorola

Related People

Inventors:
D. C. Gilmer H. Tseng R. I. Hegde C. Hobbs V. Kaushik P. J. Tobin

Abstract

Poly-silicon compatibility issues with a metal-oxide dielectric is reported and methods to achieve better Si-gate/metal-oxide compatibility discussed. It can be generally stated that CVD silicon gates using silane (SiH4) deposited at conventional temperatures (620 °C) directly onto HfO2 resulted in films with very high leakage. However, depositing the CVD Si-gate at a lower temperature of 540 °C directly on HfO2 showed about 103 times reduction in gate leakage compared to the conventional 620 °C poly-Si/HfO2 of similar electrical thickness