AN ARRAY BUS ARCHITECTURE FOR MEMORIES
Original Publication Date: 1997-Jun-01
Included in the Prior Art Database: 2002-May-27
A unique RAM implementation has been developed which uses an Array Bus architecture. In this structure one or more partitioned RAM blocks is controlled by a common Control Section. In the following the architecture, motivating factors, and implementation of the architecture will be discussed.