Browse Prior Art Database

Method for a programmable fractional multiplier PLL clock generation

IP.com Disclosure Number: IPCOM000008415D
Publication Date: 2002-Jun-12

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for a programmable fractional multiplier phased-lock loop (PLL) clock generation. Benefits include improved performance.