Dismiss
The IQ application will be unavailable on Sunday, November 24th, starting at 9:00am ET while we make system improvements. Access will be restored as quickly as possible.
Browse Prior Art Database

MAINTAINING STABLE PLL PARAMETERS

IP.com Disclosure Number: IPCOM000008445D
Original Publication Date: 1997-Dec-01
Included in the Prior Art Database: 2002-Jun-14

Publishing Venue

Motorola

Related People

Authors:
Neil Gutierrez

Abstract

Maintaining stable Phase Lock Loop (PLL) parameters (e.g. jitter and peaking) is a key goal in PLL based clock driver designs. Unfortunately, in typical clock driver designs the PLL parameters become unstable when the bandwidth of the PLL, Kpll, nears either the zero or pole of the loop filter (~2 and ~3, respectively). This paper focuses on a method of keeping PLL parameters stable by using an electronically adjustable loop filter to optimize the distance between ~2, ~3, and Kpll. The theories and equations presented are referenced from the book by Dan Wolaver, "Phase-Locked Loop Circuit Design".