Dismiss
InnovationQ will be updated on Sunday, September 22, from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Enhancing SPI protocol to enable Asynchronous Master or Slave transfer request.

IP.com Disclosure Number: IPCOM000008835D
Original Publication Date: 2002-Jul-17
Included in the Prior Art Database: 2002-Jul-17
Document File: 3 page(s) / 42K

Publishing Venue

Motorola

Related People

Inventors:
Mark Austin Lee

Abstract

The SPI interface Synchronous Peripheral Interface is a high speed, low latency, low pin count, used for communicating from microprocessors to simple peripheral components in embedded systems. The HW simplicity of the SPI interface has led to its successful deployment. SPI is based on a simple Master/Slave relationship and defined frame structures that does not adequately address Network layer where for the Slave device to establish and terminate network communications. The additional functions are needed to facilitate products where slave devices provide a higher level of functionally. These functions can simply be implemented with low SW overhead utilizing the CSPI HW on the Motorola DragonBall MX1 processor.