Distributed Process for Large Layout Hierarchy Management
Publication Date: 2002-Aug-20
The IP.com Prior Art Database
Distributed processing approaches for handling large integrated circuit layouts are described. By paralellizing the process and further by interleaving set up (recognition of instances that need processing) with the processing (e.g. optical proximity correction, phase shifting design, etc.) large speed improvements can be achieved.