Browse Prior Art Database

Bandwidth Throttling for SDR/DDR Main Memory Disclosure Number: IPCOM000009386D
Publication Date: 2002-Aug-20

Publishing Venue

The Prior Art Database


Disclosed is a method that limits bandwidth (BW) consumed by the chipset or DRAM over a programmable period of time. Benefits include the protection of DRAMs from thermal damage.