Dismiss
The IQ application will be unavailable on Sunday, November 24th, starting at 9:00am ET while we make system improvements. Access will be restored as quickly as possible.
Browse Prior Art Database

TIMER HANDOVER WITH ZERO LATENCY IN A MULTIPROCESSOR SYSTEM

IP.com Disclosure Number: IPCOM000009426D
Original Publication Date: 1999-Sep-01
Included in the Prior Art Database: 2002-Aug-22

Publishing Venue

Motorola

Related People

Authors:
Charbel Khawand

Abstract

Switching PLL off/on to attain a low power mode causes a timer halt in the DSP processor. This time lapse desynchronizes the radio with the system and causes an out of sync condition to occur. Recovering from this case would be as difficult as reacquiring sync with the system similar to a power up state sequence. Since the current consumption in regular wait mode is too high, it is necessary to find a solution to the timer halt during all PLL state tran- sitions.