Dismiss
InnovationQ will be updated on Sunday, September 22, from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Filtering out Repetitive Errors During Simulation-Based Verification of an IC Layout

IP.com Disclosure Number: IPCOM000009959D
Publication Date: 2002-Oct-01
Document File: 6 page(s) / 103K

Publishing Venue

The IP.com Prior Art Database

Abstract

An approach to better handling repettive errors reported during simulation-based verification of an integrated circuit layout is described. This reduces the manual review, or inspection, time spent on going through the output of the verification.