Filtering out Repetitive Errors During Simulation-Based Verification of an IC Layout
Publication Date: 2002-Oct-01
The IP.com Prior Art Database
An approach to better handling repettive errors reported during simulation-based verification of an integrated circuit layout is described. This reduces the manual review, or inspection, time spent on going through the output of the verification.