Method to accelerate SAT-based formal verification of RTL assertions in industrial scale VLSI designs
Publication Date: 2002-Oct-16
The IP.com Prior Art Database
Disclosed is a method to accelerate satisfiability solver (SAT) based formal verification of resister transistor logic (RTL) assertions in industrial very large scale integration (VLSI) designs. Benefits include faster verification and verification of more properties.