Dismiss
InnovationQ will be updated on Sunday, September 22, from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Effective Floating Point Code Generation with SSE/SSE2 Instructions for Intel Architecture

IP.com Disclosure Number: IPCOM000010791D
Original Publication Date: 2003-Jan-22
Included in the Prior Art Database: 2003-Jan-22
Document File: 3 page(s) / 24K

Publishing Venue

IBM

Abstract

This article describes a technique to generate code for efficient and fast floating point operation for Intel IA-32 architecture with SSE/SSE2 instructions available.