Browse Prior Art Database

Digital Sample Decimator

IP.com Disclosure Number: IPCOM000012734D
Original Publication Date: 2003-May-23
Included in the Prior Art Database: 2003-May-23

Publishing Venue

IBM

Abstract

Disclosed is a method to reduce the size and power dissipation of digital sample decimator (DSD) in case the internal low pass filter (LPF) is implemented with finite impulse response (FIR) digital filter in which distributed arithmetic algorithm is applied. This method reduces the size of look up table (LUT) and power dissipation in operation by applying special features of DSD.