Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

WIDE COMPARE STAGE EQUALIZATION TECHNIQUE FOR CONTENT ADDRESSABLE MEMORIES

IP.com Disclosure Number: IPCOM000014175D
Original Publication Date: 1999-Nov-01
Included in the Prior Art Database: 2003-Jun-19

Publishing Venue

IBM

Related People

Authors:
Pete Freiburger Tony Aipperspach Chad Adams Dilip Patel

Abstract

Wide compares across many bits are common in content addressable memory (CAM) designs. These compares usually need to have good performance. This is a technique for equalizing the loading on multiple dynamic stages to improve the performance of the compare. The method improves the performance by decreasing the loading on the miss line and increasing the loading on c1 by having two bits share a c1 as shown below in Fig. 1. This will produce a faster output because we are equalizing the loading of the stages. This can be extended further as shown in Fig. 2. (HARDCOPY FIGURES NOT AVAILABLE) 1