Browse Prior Art Database

A CONNECTION LINES DESIGN WITH BALANCED RESISTANCE

IP.com Disclosure Number: IPCOM000014298D
Original Publication Date: 1999-Nov-01
Included in the Prior Art Database: 2003-Jun-19

Publishing Venue

IBM

Related People

Authors:
Shinji Takasugi Mitsuru Ikezaki Koichi Nakayama

Abstract

Disclosed is a line pattern to minimize connection lines' resistance difference, which causes brightness difference on flat-panel displays. Figure 1 shows connection lines between external and internal circuit of a flat-panel display. Having a different pitch on each side, the lines have different lengths, and they have different resistance because a line's resistance is given by the ratio of its length and width. The resistance difference can be noticeable as brightness difference on the display. Figure 2 shows the new pattern that minimizes the resistance difference. Outer lines are bent to have wider space that allows them to have wider width, and inner lines have a serpentine shape to increase their length, which shape gives them higher resistance without decreasing their width. Figure 3 and 4 show the pattern in detail. The lines thus have the same resistance, and the resistance difference is minimized as shown in Figure 5. 1