The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

A verification method for ASIC design using FPGA with embedded microprocessors

IP.com Disclosure Number: IPCOM000021783D
Original Publication Date: 2004-Feb-09
Included in the Prior Art Database: 2004-Feb-09

Publishing Venue



Disclosed is a method for verifying ASIC design using Field Programmable Gate Array (FPGA) with embedded microprocessors. A hardware component described at different abstraction levels, such as register-transfer level and higher abstraction levels, are mapped to hardware logics and embedded microprocessor of the FPGA, and verified.