Circuit Contention Free Scan Testing
Publication Date: 2004-Dec-28
The IP.com Prior Art Database
Disclosed is a method that enables VLSI design circuits with full scan designs to operate contention-free during scan testing, thereby making them automatic test generation program (ATPG) and Logic-BIST friendly. Benefits include improving and simplifying testing.