Browse Prior Art Database

Motorola 68000 LSSD Write Mechanism Invention Implementation

IP.com Disclosure Number: IPCOM000034681D
Original Publication Date: 1989-Apr-01
Included in the Prior Art Database: 2005-Jan-27

Publishing Venue

IBM

Related People

Authors:
Hinz, KC Walker, TM [+details]

Abstract

A system clock is described which latches data from the Motorola 68000 data bus on a write operation in order to make these latches synchronous with the rest of the logic in an LSI module. The Motorola 68000 timings for the data bus are determined by the Motorola 68000 control tags. If the Motorola 68000 is running asynchronously with an IBM LSI chip and a system clock is needed to latch data from the Motorola 68000 data bus, the data bus timings do not guarantee valid data on a write operation from the Motorola 68000, when used in a system where the system clock frequency is below a frequency that is guaranteed to sample critical control tags and latch in valid data from the Motorola 68000. The logic used to guarantee a write operation from the Motorola 68000 is shown in Fig. 1. The latches are all LSSD L1/L2 pairs.