Browse Prior Art Database

Distributing Capacitance to Achieve Maximum Performance Disclosure Number: IPCOM000034706D
Original Publication Date: 1989-Apr-01
Included in the Prior Art Database: 2005-Jan-27

Publishing Venue


Related People

Ganser, DD Grabowski, GM Moertl, DF [+details]


The majority of the bus activity form a Motorola 68000 processor is read operations from memory. In performance-critical environments, any method of enhancing the read operation time is very valuable. Described herein is a way to move and distribute capacitance from critical nets to non-critical nets to reduce the time required to read data from memory. When reading data from RAM memory, the RAM modules drive the data onto a data bus which is gated through to the processor. The RAM modules will drive the data out within a specified amount of time from being selected. Whether the RAM data bus is lightly loaded with capacitance or heavily loaded to the maximum specification of capacitance, the RAM modules will drive the data out onto the data bus in the same time according to the specification. Fig.