Signal Processor Hardware Architecture for Optimum Instruction Efficiency
Original Publication Date: 1989-May-01
Included in the Prior Art Database: 2005-Jan-28
In the design of digital signal processor hardware there are 3 competing design criterion: 1-instruction speed, 2-instruction complexity, 3-instruction word length. A given processing task may be accomplished with fewer complex instructions but as the expense of instruction speed. Long word lengths require much expensive RAM and decode logic and are therefore more expensive to implement even though the parallelism thus achieved will allow both high speed and high instruction complexity. The architecture presented in the figure represents a near optimum configuration for digital signal processing. A Harvard architecture is used to make optimum use of bus accesses and to allow different data and instruction word sizes.