Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Address Chaining Scheme to Provide Simultaneous-Multiple-Write Capability for Memory

IP.com Disclosure Number: IPCOM000035185D
Original Publication Date: 1989-Jun-01
Included in the Prior Art Database: 2005-Jan-28

Publishing Venue

IBM

Related People

Authors:
Chang, PC Hsu, Y Lien, YC [+details]

Abstract

This disclosure describes a method to implement random access memory (RAM) with the capability of writing the same contents to multiple consecutive locations simultaneously. This feature substantially increases the memory updating speed, and thus reduces the potential bottleneck of the speed in applications such as controlling time-division- multiplex (TDM) switches.