Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Programmable Pattern Buffer Size

IP.com Disclosure Number: IPCOM000035908D
Original Publication Date: 1989-Aug-01
Included in the Prior Art Database: 2005-Jan-28

Publishing Venue

IBM

Related People

Authors:
Dubler, JF Robinson, SG [+details]

Abstract

Disclosed is a method that permits software to control the assignment of pattern buffer memory modules to designated pins in a physical modeler. Generally, hard wired, fixed memory is assigned to each pin in a physical modeler which results in inefficient utilization of that memory. Compressing patterns via algorithmic op codes, repeat counts, or change only data results in each pin's having its own pattern buffer size requirements. The disclosed technique enables a physical modeler to utilize the unused input pattern buffers allocated to pins configured as pure output nets. Also, physical devices that are operated in "static" mode could relinquish possession of all their pattern buffer memory, which could then be utilized by other pins which require additional memory.